

An Autonomous Institute
Affiliated to VTU, Belagavi
Approved by AICTE, New Delhi
Recognized by UGC under 2(f) & 12 (B)



REPORT

“Advances in 3D MOSFET
Architectures: Paving the Way for
Next-Generation Semiconductor
Scaling”

Date: January 06 – 11, 2025

Institute Name: MVJ College of Engineering, Bangalore

ATAL FDP (online) on “Advances in 3D MOSFET Architectures: Paving the Way for Next-Generation Semiconductor Scaling”

A Faculty Development Programme (FDP) titled "**Advances in 3D MOSFET Architectures: Paving the Way for Next-Generation Semiconductor Scaling** " sponsored by AICTE training and Learning (ATAL) Academy was organized by the Department of Electronics and Communication Engineering. The programme was held from January 6th to 11th, 2025, in the online mode from 6 pm to 9:00pm, on all days except Saturday. On this day, the programme was held from 2pm to 8pm. The event was inaugurated by **Dr Ajayan K R**, Principal, MVJ College of Engineering, Bangalore.

The resource persons for the programme were:

1. **Dr. Roy Paily Palathinkal**, Professor, IIT Guwahati
2. **Mr. Chandrasekhar Kypa**, Vice President & Business Leader, Quest Global, Bangalore
3. **Dr. V. Ramgopal Rao**, Vice-Chancellor, Birla Institute of Technology & Science, Pilani (Former Director, IIT Delhi)
4. **Mr. Sudhakar Reddy Amireddy**, Senior Manager, Intel Corporation, Bangalore
5. **Dr. Harshit Agarwal**, Associate Professor, Indian Institute of Technology, Jodhpur
6. **Dr. Satyabrata Jit**, Professor, Indian Institute of Technology (BHU), Varanasi
7. **Dr. Anish Kumar**, (*Foreign Resource person*), Sr. Staff Engineer, Intel Corporation, Arizona, USA.
8. **Mr. Baranidharan vadivelu**, Application Engineer, Siemens EDA, Bangalore
9. **Dr. Girish Pahwa**, (*Foreign Resource person*), Assistant Professor, National Yang Ming Chiao Tung University, Taiwan

Dr. Roy Paily Palathinkal (Professor, IIT Guwahati)



Education:

- Ph. D., IIT Madras, 2004
- M. Tech, IIT Kanpur, 1996
- B. Tech, College of Engineering Trivandrum, 1990

Experience:

- Professor (Higher Administrative Grade) in Dept. of EEE, IIT Guwahati, from 28-12-2021.
- Professor in Dept. of EEE, IIT Guwahati from 21-04-2012.
- Associate Professor in Dept. of ECE, IIT Guwahati, from 09-08-2007 to 20-04-2012.
- Assistant Professor in Dept. of ECE, IIT Guwahati from 22-07-2004 to 08-08-2007.
- Senior Design Engineer in Magnetic Head Division of Hard Disk Drive Unit at JTS Technology, from 13-03-1996 to 15-03-1999.
- Lecturer at ECE Department SAK Engineering College, University of Bombay, from 12-2-1992 to 23-07-1994.

Mr. Chandrasekhar Kypa (Vice President & Business Leader, Quest Global, Bangalore)



Education:

- M.S. (Software Systems) BITS Pilani, 2003
- Sr. Management Program from IIM Calcutta, 2014
- PGDBM, XIME Bangalore, 2004

Experience:

- 25+ Years of experience in VLSI Design
- Worked with esteemed organizations like Infineon Technologies, AMD, Philips Semiconductors and Synopsys.

**Dr. V. Ramgopal Rao (Vice-Chancellor, Birla Institute of Technology & Science, Pilani)
(Former Director, IIT Delhi)**



Education:

- B.Tech, Kakatiya University. 1986
- M.Tech., IIT Bombay, 1991
- Ph.D., University of the Bundeswehr, Munich, Germany, 1997

Experience:

- Director, IIT Delhi, 2016-2021
- P. K. Kelkar Chair Professor for Nanotechnology, Department of Electrical Engineering & Chief Investigator for the Centre of Excellence in Nanoelectronics project, IIT Bombay
- Post-doctoral Fellow, University of California, Los Angeles, USA (1997-98)

Mr. Sudhakar Reddy Amireddy (Sr. Manager, Intel Corporation, Bangalore)



Education:

- M. Tech., Indian Institute of Technology, Madras

Experience:

- 25+ years of experience of delivering several generations of server CPU/GPU/Chipset/Wireless/Wireline products and EDA tool development/Design flows.
- He worked at Mentor Graphics, NXP, Infineon and IBM.

Dr. Harshit Agarwal (Associate Professor, Indian Institute of Technology, Jodhpur)



Education:

- Ph. D., Indian Institute of Technology, Kanpur, 2016.
- M. Tech., N.I.T. Hamirpur, 2012
- B. Tech., Birla Institute of Applied Sciences, 2010

Experience:

- Associate Professor, Indian Institute of Technology, Jodhpur, Jun 2023-present
- Assistant Professor, Indian Institute of Technology, Jodhpur, Dec 2019 - Jun 2023
- Post-Doctoral Fellow at the University of California, Berkeley, USA., Oct 2016 - Dec 2019

Dr. Satyabrata Jit (Professor, Indian Institute of Technology (BHU), Varanasi)



Education:

- Ph. D., Indian Institute of Technology (BHU), Varanasi, 2002
- M.Tech., Indian Institute of Technology Kanpur, 1995
- B.E., IEST, Shibpore, Howrah, 1993

Experience:

- Professor, Dept. of Electronics Engineering, IIT-BHU, since June 2010
- Associate Professor, Dept. of Electronics Engineering, IIT-BHU, June 2007-June 2010
- Reader, Dept. of Electronics Engineering, IIT-BHU, June 2004-June 2007
- Lecturer, Dept. of Electronics Engineering, IIT-BHU, April 1998-June 2004
- Lecturer, Dept. of Electronics and Comm. Engineering, G.B. Pant Engineering College, Uttaranchal, June 1995-April 1998

Dr. Anish Kumar (Foreign Resource person), Sr. Staff Engineer, Intel Corporation, Arizona, USA



Education:

- Master of Science (Applied Physics), Cochin university of science and technology
- M.Tech., Indian Institute of Technology, Delhi
- Ph.D., Hong Kong University of Science and Technology, Hong Kong.

Experience:

- Staff Engineer, Intel corporation, USA
- Device engineer, Lattice Semiconductor, USA

Mr. Baranidharan Vadivelu (Application Engineer, Siemens EDA, Bangalore)



Education:

- PG diploma in VLSI design after B. Tech in electronics and communication engineering

Experience:

- 20 Years of experience in VLSI domain
- Worked at Graphics, Entuple Technologies

**Dr. Girish Pahwa, (Foreign Resource person), Assistant Professor,
National Yang Ming Chiao Tung University, Taiwan**



Education:




- B.Tech., Delhi Technological University, 2014
- Joint M.Tech. & Ph.D., Indian Institute of Technology, Kanpur, 2020

Experience:

- Assistant Professor, Mar 2024 – Present
- Research Staff: University of California, Berkeley, USA, 2020-2024

ATAL FDP (online) on “Advances in 3D MOSFET Architectures: Paving the Way for Next-Generation Semiconductor Scaling”

The schedule for the Faculty Development Programme is provided below.

  					
DAY 1 06-01-2025	DAY 2 07-01-2025	DAY 3 08-01-2025	DAY 4 09-01-2025	DAY 5 10-01-2025	DAY 6 11-01-2025
06:00 PM to 06:30 PM Inauguration	06:00 PM – 07:30 PM Session 3 Future directions and trends in 3D MOSFETs-1 Dr. Harshit Agarwal, Associate Professor, IIT, Jodhpur	06:00 PM – 07:30 PM Session 5 Device modeling and TCAD simulation for 3D MOSFETs Dr. Satyabrata Jit, Professor, IIT(BHU), Varanasi	06:00 PM – 07:30 PM Session 7 Parasitic capacitance and resistance in 3D transistors Dr. Satyabrata Jit, Professor, IIT(BHU), Varanasi	06:00 PM – 07:30 PM Session 9 ML driven modelling of semiconductor devices (3D MOSFETs) Dr. Harshit Agarwal, Associate Professor, IIT, Jodhpur	02:00 PM – 03:30 PM Session 11 3D MOSFETs in Post-Moore's Law Era Mr. Baranidharan Vadivelu, Application Engineer, Siemens EDA, Bangalore
06:30 PM – 08:00 PM Session 1 Bottom-up approaches in CMOS Dr. V. Ramgopal Rao, (Former Director, IIT Delhi), Vice-Chancellor, Birla Institute of Technology & Science, Pilani	07:30 PM - 09:00 PM Session 4 The impact of 3D MOSFETs on circuit design and integration-2 Mr. Sudhakar Reddy Amireddy, Sr. Manager, Intel Corporation, Bangalore	07:30 PM – 09:00 PM Session 6 Future directions and trends in 3D MOSFETs-2 Dr. Anish Kumar, Sr. Staff Engineer, Intel Corporation, Arizona, USA	07:30 PM – 09:00 PM Session 8 3D MOSFET applications Dr. Roy Paily Palathinkal, Professor, IIT, Guwahati	07:30 PM – 09:00 PM Session 10 Power and energy efficiency in 3D MOSFETs Dr. Roy Paily Palathinkal, Professor, IIT, Guwahati	03:30 PM – 05:00 PM Session 12 Fabrication technologies for 3D MOSFETs & the impact of 3D MOSFETs on circuit design-3 Mr. Chandrasekhar Kypa, Vice President & Business Leader, Quest Global, Bangalore
08:00 PM – 09:30 PM Session 2 3D MOSFET architectures & the impact of 3D MOSFETs on circuit design-1 Mr. Chandrasekhar Kypa, Vice President & Business Leader, Quest Global, Bangalore					05:00 PM – 06:30 PM Session 13 Challenges in 3D MOSFET realizations Dr. Girish Pahwa, Assistant Professor, National Yang Ming Chiao Tung University, Taiwan
					06:30 PM to 07:30 PM Online test & feedback
					07:30 PM to 08:00 PM Valedictory Session

ATAL FDP (online) on “Advances in 3D MOSFET Architectures: Paving the Way for Next-Generation Semiconductor Scaling”

Inauguration Session:

The Faculty Development Programme (FDP) was inaugurated by **Dr Ajayan K R**, Principal, MVJ College of Engineering, Bangalore on 6th January 2025. The principal addressed the participants and congratulated them on registering for this FDP. The participants of this FDP are faculty from the host institution, faculty from other colleges, and professionals from the industry.

The list of approved participants is as follows:

S. No	Name of the Participant	Email ID	Contact Number	College Name
1	Mr. Bhanuteja G	bhanuteja.gangadhar@gmail.com	9686428506	REVA University
2	Mr. Ashok B P	ashokbpmca82@gmail.com	7892231061	THE OXFORD COLLEGE OF ENGINEERING
3	Mrs. C KRISHNAKUMARI	anhsirk930512@gmail.com	9710066079	CEG ANNA UNIVERSITY
4	Mr. L DAVID WILLIAM RAJ	davidraj1311@gmail.com	9790347191	MVJ COLLEGE OF ENGINEERING
5	Dr. Srest Somay	srestsomay447@gmail.com	7667324869	National Institute of Technology warangal
6	Dr. SUDHEER RAJA VENISHETTY	sudheerraja_v@vaagdevi.edu.in	9866123781	Vaagdevi College of Engineering Warangal
7	Mrs. Ramsha Suhail	ramsha003phd21@igdtuw.ac.in	9560330903	Indira Gandhi Delhi Technical University for Women
8	Mrs. P. Kowsalya	kowsiecebe@gmail.com	9626168777	Info Institute of Engineering
9	Mr. THIRUNAVUKKARASU T	arasu455@gmail.com	9751577356	R P SARATHY INSTITUTE OF TECHNOLOGY SALEM
10	Dr. MOUSUMI BHANJA	mousumi.bhanja@sitpune.edu.in	9434690379	SIT Pune
11	Mrs. alamanda swapna	swapnaalamanda1996@gmail.com	9542032407	Sanketika vidya parished engineering college
12	Dr. BORNALI BORA PATOWARY	bb.patowary@cit.ac.in	9435484554	Central Institute of Technology, Kokrajhar
13	Miss Ms.NUZHATH FARHANA	nuzhath1445ece@gmail.com	8125586182	AURORA'S TECHNOLOGICAL AND RESEARCH INSTITUTE
14	Mrs. PADMAVATHI P	padma.mtec@gmail.com	8801721844	Neduramalli Balakrishna Reddy Institute of Science and Technology
15	Dr. Amar Srivastava	amariitk09@gmail.com	7985231998	Dayananda Sagar University, Bangalore
16	Mrs. JANANI DURGA	jananidurga18@gmail.com	8754806263	E.G.S. PILLAY ENGINEERING COLLEGE
17	Dr. Govinda Rajulu	drgovindarajulug@veltech.edu.in	7676911925	Vel Tech Rangarajan Dr. Sagunthala R&D Institute of Science and Technology
18	Mr. MALAY GHATA	malayghata2007@gmail.com	9143047233	Techno College of Engineering Agartala
19	Dr. ANITA VIJAY NIKALJE	anitanikalje@pescoe.ac.in	9699172116	P.E.S. College of Engineering , Aurangabad

ATAL FDP (online) on “Advances in 3D MOSFET Architectures: Paving the Way for Next-Generation Semiconductor Scaling”

20	Miss Rajnandini Santosh Bhingare	rajnandinibhingare@pescoe.ac.in	7888170443	PES College of Engineering
21	Dr. PRAVIN PUNDLIKRAO ZODE	pravinzode@yahoo.com	9850985578	Yeshwantrao Chavan College of Engineering,
22	Mrs. M Anitha Mary	anithamary.m@rajalakshmi.edu.in	9677096945	RAJALAKSHMI ENGINEERING COLLEGE
23	Miss AISWARYA KANNAN	daffodileden1991@gmail.com	9487356158	SRM TRP ENGINEERING COLLEGE
24	Mr. BADIGANCHELA SHIVA KUMAR	bshivakumaries@gmail.com	9491430794	ESC Govt Polytechnic Nandyal, Nandyal District, Andhra Pradesh-518501
25	Mr. Vishwajeet Jadhav	vnj9594@gmail.com	9595109594	M S Bidve Engineering College, Latur
26	Mrs. billa krupa jyothi	jyothikrupabilla@gmail.com	9347169908	NRI INSTITUTE OF TECHNOLY
27	Mr. Veerbhadra Shankarrao Bale	veerbale68@gmail.com	9423346338	M. S. Bidve Engineering College, Latur
28	Mrs. Priti Kashiram Ghuge	priti.ghuge78@rediffmail.com	9423463934	P.E.S. College of Engineering
29	Mr. Haribabu Gurju	haribabugurju@gmail.com	7382250701	Chadalawada Ramanamma Engineering College (Autonomous), Tirupati.
30	Dr. Seema	seemanarwal@gmail.com	9896773630	Dronacharya College of Engineering, Gurugram
31	Mr. MATTA DEVADAS	das.deva@gmail.com	9052845483	VAAGDEVI COLLEGE OF ENGINEERING
32	Mr. Ravishankar Prabhuappa Khanapure	rpk.msbecl@gmail.com	7030777277	M.S.Bidve Engineering College, Latur.
33	Mrs. Pooja Lalit Jangde	prsarangpure@gmail.com	8208087151	Suryadaya College of engineering and technology
34	Mrs. Ramya E	ramya1791@gmail.com	9380922752	SNS College of Technology
35	Mrs. panthagani srilakshmi	srilakshmip.cs@hkbk.edu.in	6363534951	HKBK College of Engineering
36	Mr. JEEVA B	jeevamtec@gmail.com	8105227020	MVJ COLLEGE OF ENGINEERING
37	Mrs. Divya Sugathan	divyakpraveen@gmail.com	0804167611	Cambridge institute of technology
38	Mr. RAGHUL G	raghuldhana@gmail.com	9629745039	Siddharth institute of Engineering & Technology, puttur, Andhrapradesh
39	Mrs. KEERTHI V	keerthi.cs@hkbk.edu.in	9846288952	HKBK College of Engineering
40	Mrs. P KRISHNA MEENA	krishnameenap.cs@hkbk.edu.in	9449734285	HKBK COLLEGE OF ENGINEERING
41	Miss MOHAZZEBA TANVEER RAZA	mohazzebaraza@gmail.com	8792066963	HKBK
42	Mrs. VARSHA HOTUR	varsha.hotur@gmail.com	9986076577	M V J COLLEGE OF ENGINEERING
43	Mr. VIVEK V KAJAGAR	vivekvkajagar5@gmail.com	8861787988	Jain College of Engineering & Research Belgaum
44	Dr. Rabaya Basori	rabeya.phy@gmail.com	8348346502	MVJ College of Engineering
45	Mrs. Anu Joy	anujoy@mvjce.edu.in	9632220616	MVJ College of Engineering
46	Mrs. MANJULA N	manjulan6@gmail.com	6363946041	Dr Ambedkar Institute Of Technology

ATAL FDP (online) on “Advances in 3D MOSFET Architectures: Paving the Way for Next-Generation Semiconductor Scaling”

47	Mr. U.Rajasekaran	rajsekar.nlp@gmail.com	9943848961	Builders Engineering College
48	Miss suranya k	suranyak96@gmail.com	9846517831	MVJ College of Engineering
49	Mr. Sachin T	sachinthankaraj100@gmail.com	9567476771	TKM College of Engineering
50	Dr. Namita	namita_ece@mvjce.edu.in	7779984453	MVJ College of Engineering
51	Mrs. M H Sushma Mercilin	sushma.mercilin12@gmail.com	9701288386	Nalla Narasimha Reddy Group of Institutions
52	Mrs. Eshwari	eghanate@gmail.com	7019743032	Govt polytechnic KGF
53	Miss Britney Naomi Mannas	britneymannas@gmail.com	7619663332	Quest global
54	Mrs. SHEHER BANU S	s.sheher@gmail.com	9739636466	MVJ COLLEGE OF ENGINEERING
55	Mrs. FARHA KOWSER	frh.kouser@gmail.com	7899837033	MVJ COLLEGE OF ENGINEERING
56	Dr. Rajesh Saha	rajeshsaha_ace@mvjce.edu.in	9759794625	MVJ COLLEGE OF ENGINEERING
57	Dr. shima ramesh maniyath	shima.ramesh@mvjce.edu.in	8197884463	MVJ COLLEGE OF ENGINEERING
58	Miss Anusree R	anusreeremesan15@gmail.com	7306589994	COLLEGE OF ENGINEERING TRIVANDRUM
59	Miss RINSA MOL T	rinsamolt@gmail.com	9072779015	CET
60	Mr. Vijaykumar S	vijay.mys.vk@gmail.com	8618627450	MVJ College of Engineering
61	Mrs. Minal Kalpesh Deore	minaljoshij3@gmail.com	7348927170	BSIOTR. pune
62	Dr. SANJAYKUMAR C GOWRE	scg.secs@jspmuni.ac.in	7019091919	JSPM University Pune
63	Mr. M.Maruthu	veeramaruthu940629@gmail.com	8778937738	Arifa institute of technology
64	Mrs. Divya J	divyaj811@gmail.com	9164958199	MVJ COLLEGE OF ENGINEERING
65	Dr. Latha P	p.latha@vit.ac.in	9786498137	Vellore Institute of Technology, Chennai
66	Mr. PRASENJIT MAHATO	prasenjit05.rs21@iiitranchi.ac.in	7717733423	IIIT RANCHI
67	Mr. Subhradip Mukherjee	subhradipmukherjee@mvjce.edu.in	8507768697	MVJ COLLEGE OF ENGINEERING
68	Dr. Shenbagalakshmi V	shenbagalakshmi_ace@mvjce.edu.in	9791321118	MVJ COLLEGE OF ENGINEERING
69	Dr. Sukhwinder Kaur Bhatia	skb.secs@jspmuni.ac.in	9225639614	JSPM UNIVERSITY
70	Mrs. Shubhanshi Gupta	shubhanshi_ace@mvjce.edu.in	8808189499	MVJ COLLEGE OF ENGINEERING
71	Mr. GOKULDAS M	gokuldasborker@gmail.com	9743701708	Bearys Institute of Technology, Mangalore
72	Mr. Anilkumar V	anilkvmr@gmail.com	9900866600	REVA UNIVERSITY
73	Mrs. SUSMITHA M N	susmitha.mn@mvjce.edu.in	9964675019	MVJ COLLEGE OF ENGINEERING
74	Mrs. Renjini E Nambiar	renjininambiar@mvjce.edu.in	9900675647	MVJ COLLEGE OF ENGINEERING
75	Mrs. Gayathri R	gayathri.r@mvjce.edu.in	9484306091	MVJ COLLEGE OF ENGINEERING
76	Miss M Poornima	poornima_ace@mvjce.edu.in	9611193321	MVJ COLLEGE OF ENGINEERING
77	Miss Sonal Agrawal	sonalagrawal711@gmail.com	8989133836	MVJ COLLEGE OF ENGINEERING
78	Mr. Ramkrishna Paira	pairaram@gmail.com	9896898199	Infineon Technologies

ATAL FDP (online) on “Advances in 3D MOSFET Architectures: Paving the Way for Next-Generation Semiconductor Scaling”

79	Mr. Ajit clarence J	ajitclarence@yahoo.com	9000992653	AMD India pvt ltd
80	Mr. PARAMESHA. R.	kvrparamesh@gmail.com	8217701714	GOVERNMENT POLYTECHNIC, MIRLAY
81	Mrs. susikala	susikala.s@jit.ac.in	9659441155	JANSONS INSTITUTE OF TECHNOLOGY
82	Dr. Hameem Shanavas I	hameem.shanavas@mvjce.edu.in	9620659690	MVJ COLLEGE OF ENGINEERING
83	Dr. MANU RAJU	manuraju_ece@mvjce.edu.in	9446534050	MVJ COLLEGE OF ENGINEERING
84	Dr. Nandhini V L	sunandi7276@gmail.com	9741190311	Govt. SKSJTI
85	Dr. RAUSHAN KUMAR	2019rsec001@nitjsr.ac.in	8132860453	SR University, Warangal
86	Dr. K.Dhanalakshmi	dhanalakshmik@newhorizonindia.edu	7022623238	New Horizon College of engineering
87	Dr. B.Rohini	rohini82@gmail.com	9535586307	New Horizon College of Engineering
88	Mr. MITHUN K	mithunk.laxman@gmail.com	8867824323	Intel technology India pvt ltd
89	Mrs. Shivalila Hangaragi	bl.en.r4ece21008@bl.students.amrita.edu	8197539671	Amrita school of engineering
90	Mr. Praphul m n	praphulmn@gmail.com	9972914849	Smartsoc
91	Dr. KAVITHA	kavitha.d@cmrit.ac.in	9538792426	CMRIT
92	Dr. Resmi E	resmi.colin@gmail.com	9249386379	College of Engineering Trivanderum
93	Mr. Akshay KH	akshyrey@gmail.com	9482070603	samsung
94	Mr. Shivanand gaddi	shivanand.gaddi89@gmail.com	8618058694	Persistent system
95	Mr. Sarvamangala kj	sarva265@gmail.com	7892839325	NETAPP
96	Mr. Shivakumar	shivukumaraksf7@gmail.com	9110216966	Samsung
97	Mr. RAMESH CH	rameshch070@gmail.com	7989169734	ANALOG DEVICES
98	Dr. Dr Jisha P K	jishasab13@gmail.com	7829730339	New horizon college of engineering
99	Mr. SHRIHARSHA GURAV	shriharsh1989@gmail.com	9740566469	SMARTSOC
100	Dr. Vasantha	vasantha.nhce@gmail.com	9886354457	CAMBRIDGE INSTITUTE OF TECHNOLOGY
101	Mr. Dhanraj M	dhanraj@potterstech.com	9916908245	Potters
102	Miss Uttara Bhatt	uttara.bhatt@thadomal.org	9870421118	Thadomal Shahani Engineering college
103	Mrs. Vishnupriya Ajitshinha Sarode	sarodevishnupriya@gmail.com	8451057944	JSPM's Bhivarabai Sawant Institute of Technology and Research, Wagholi
104	Dr. Abhay Chopde	abhay.chopde@vit.edu	9834021524	Vishwakarma Institute of Technology, Pune
105	Miss nithyashree s	nithyashree.26@gmail.com	8123963980	Dr.Ambedkar Institute of Technology
106	Mr. Sumit Suryakant Naik	sumit.naik22@vit.edu	8668609090	Vishwakarma institute of technology Pune

Day 01 (06-01-2025) - Session 1 - “Bottom-up Approaches in CMOS” | Dr. V. Ramgopal Rao, Vice-Chancellor, Birla Institute of Technology & Science, Pilani (Former Director, IIT Delhi)



The slide features logos for IIT Bombay, IIT Delhi, and BITS Pilani at the top. The title is displayed in yellow text on a blue background, flanked by an image of a microchip and a molecular structure diagram. The speaker's name and affiliations are listed below.

**Molecular Self Assembled Monolayers
for Nano-scale Semiconductor Devices**


V Ramgopal Rao
IIT Bombay/IIT Delhi/BITS Pilani
<https://web.iitd.ac.in/~rrao/>
Email: rrao@iitd.ac.in

Dr. V. Ramgopal Rao began his presentation by highlighting the importance of enhancing the performance of MOSFET devices to achieve a PPA (performance, power, and area) advantage. The speaker then moved on to explain the role that a self-assembled monolayer (SAM) can play in a MOSFET. He elaborated that a Porphyrin Self-Assembled Monolayer can improve the performance of a MOSFET in the following ways:

- (a) It can act as a barrier to copper diffusion.
- (b) It can enhance the ON/OFF current ratio.
- (c) It can modify the threshold voltage.

Dr. V. Ramgopal Rao concluded his session with an important observation: While the semiconductor industry is currently utilizing 2-3 nm technology nodes with devices such as FinFET and GaaFET, conducting research in these areas at the academic level is challenging. This is primarily due to the high costs associated with setting up labs capable of fabricating devices with such small geometries. He suggested that, at the college level, faculty should focus on materials research and explore how different materials can influence device performance.

Day 01 (06-01-2025) - Session 2 - “3D MOSFET Architectures & The Impact of 3D MOSFETs on Circuit design-1” | Mr. Chandrasekhar Kypa, Vice President & Business Leader, Quest Global, Bangalore




Mr. Chandrasekhar Kypa began the session by posing the question of why FinFET devices are required. The speaker then described the device architectures of MOSFETs and FinFETs, highlighting their advantages over planar MOSFETs.

From a circuit design perspective using FinFETs, Mr. Kypa began by highlighting the advantages of incorporating FinFET technology into circuit design. He then discussed the challenges associated with circuit design using FinFETs. The main challenges include: (1) The effective transistor size in FinFET circuits is quantized, (2) The lack of body bias, and (3) The presence of higher parasitic effects.

Key takeaways from this session are:

- (1) FinFETs are useful where density and speed are critical.
- (2) FinFETs are not ideal for analog designs, which require customized W/L ratios.
- (3) FinFETs are not ideal for SRAM designs, as they exhibit higher leakage compared to planar transistors.

Day 02 (07-01-25) - Session 3 -“Future Directions and Trends in 3D MOSFETs” | Dr. Harshit Agarwal,
Associate Professor, Indian Institute of Technology, Jodhpur



Dr. Harshit Agarwal began the session by explaining the fundamental principles of improving speed and power in a circuit.

Maximum circuit speed can be obtained by (1) increasing the ON current and (2) reducing the capacitance. The on-current can be increased by Power can be reduced by reducing the (1) supply voltage. (2) Off current and (3) capacitance.

The maximum circuit speed can be achieved by (1) increasing the ON current and (2) reducing the capacitance. The ON current can be increased by doing the following things: (a) channel strain engineering, (b) high-k dielectric, (c) decrease channel length.

Power can be reduced by (1) lowering the supply voltage, (2) reducing the OFF current, and (3) minimizing the capacitance.

Next, the speaker moved on to FinFET devices and then discussed future directions in 3D MOSFETs, focusing on the Gate-All-Around FET (GaaFET). He explained the concept of vertically stacking nMOS and pMOS devices.

Day 02 (07-01-25) - Session 4 -“ The Impact of 3D MOSFETs on Circuit design and Integration” –
| Mr. Sudhakar Reddy Amireddy, Senior Manager, Intel Corporation,
Bangalore



Mr. Sudhakar Reddy began by discussing 42 years of microprocessor trends and then explained the growing demand for smaller transistors to achieve improved speed and reduced area. This demand has driven the development of new device structures and advanced fabrication technologies.

The speaker then compared the device structures of planar MOSFETs, FinFETs, and GAA FETs. He noted that Intel is leading the next era of computing through advancements in transistor and packaging innovations.

From the circuit perspective, he discussed the following key points: (1) the design steps involved in circuit design, (2) the VLSI design flow, and (3) the standard cell architecture for planar/FinFET technologies and the associated layout differences.

Mr. Sudhakar Reddy concluded the session with the following points related to 3D MOSFETs.

- (1) 3D MOSFETs offer improved performance, enhanced power efficiency, and greater scalability.
- (2) 3D MOSFETs play a crucial role in advancing VLSI design at nanoscale dimensions.
- (3) 3D MOSFETs pave the way for future innovations in semiconductor technology

Day 03 (08-01-25) - Session 5 - “Device Modeling and TCAD Simulation for 3D MOSFETs” | Dr. Satyabrata Jit, Professor, IIT(BHU), Varanasi

Modeling and TCAD Simulation of 3D MOSFET



Satyabrata Jit

Professor (HAG)


Dept. of Electronics Engineering
Indian Institute of Technology (BHU)
Varanasi-221005

E-mail: sjit.ece@itbhu.ac.in

Dr. Satyabrata Jit began the session by explaining the operating principles of planar MOSFETs and modeling their basic I-V characteristics. The speaker then moved on to the modeling of significant short-channel effects, including VT roll-off, drain-induced barrier lowering (DIBL), gate leakage current caused by tunneling through the gate oxide, and the increase in subthreshold current (I_{off}) with a decrease in channel length.

The speaker concluded the session by mentioning two commonly used TCAD device simulation tools, Silvaco ATLAS TCAD and Synopsys TCAD. He also emphasized the crucial point that TCAD tools must be calibrated by comparing simulation data with experimental data available for similar devices in the literature.

Day 03 (08-01-25) - Session 6 - “Future Directions and Trends in 3D MOSFETs” | Dr. Anish Kumar (Foreign Resource person), Sr. Staff Engineer, Intel Corporation, Arizona, USA.



Dr. Anish Kumar started the session by describing semiconductor technology trends, beginning with Moore’s Law, new materials, and advanced packaging. He mentioned that Intel expects to have one trillion transistors by 2030.

He explained the pros and cons of front-side and back-side power delivery in chips. On the packaging side, Dr. Anish discussed different packaging techniques such as FCBGA 2D, EMIB 2.5D, FOVEROS, and EMIB 3.5D. He also elaborated on several reliability aspects related to Gate-all-around Field Effect Transistors (GaaFET).

Dr. Kumar also highlighted the importance of thermal management in semiconductor devices, emphasizing the need for efficient heat dissipation techniques to ensure optimal performance and reliability.

Dr. Kumar concluded his session by addressing the future of semiconductor technology, including the potential impact of artificial intelligence (AI) and machine learning (ML) on the design and optimization of semiconductor devices. He stressed the importance of interdisciplinary collaboration and continuous innovation to drive the next wave of technological breakthroughs.

Day 04 (09-01-25) - Session 7 - “Parasitic Capacitance and Resistance in 3D Transistors” | Dr. Satyabrata Jit, Professor, IIT (BHU), Varanasi

MOSFET Scaling: A Journey from Micro to Nanoscale MOS Transistors



Dr. Satyabrata Jit

Professor (HAG)
Dept. of Electronics Engineering
Indian Institute of Technology (BHU)
Varanasi-221005

E-mail: sjit.ece@itbhu.ac.in

Dr. Satyabrata Jit explained different types of scaling in the semiconductor industry – constant field scaling, constant voltage scaling, and generalized scaling. He also highlighted the impact of both oxide thickness reduction and channel length reduction on device performance.

Next, the speaker moved on to parasitic capacitance and resistance in 3D MOSFETs (FinFET and GaaFET) and their impact on device performance.

Parasitic capacitance and resistance are critical factors in determining the performance and scaling limits of 3D transistors, such as FinFETs and Gate-All-Around FETs (GaaFETs). These parameters directly affect the speed, power consumption, and reliability of modern semiconductor devices.

Increased gate wrapping in 3D structures like FinFETs and Gaa FETs enhances electrostatic control but can lead to higher gate-to-drain/source capacitance. Fringe Capacitance is more pronounced in 3D geometries due to the non-planar structure. The Parasitic capacitance slows down the transistor switching speed (increases RC delay) and also contributes to dynamic power dissipation

ATAL FDP (online) on “Advances in 3D MOSFET Architectures: Paving the Way for Next-Generation Semiconductor Scaling”

Understanding and managing parasitic capacitance and resistance is crucial to the continued scaling and performance improvement of 3D transistors. Innovations in materials, device architecture, and fabrication techniques are key to overcoming these challenges.

Day 04 (09-01-25) - Session 8 - “3D MOSFET Applications” | Dr. Roy Paily Palathinkal,
Professor, IIT, Guwahati

3D MOSFET Applications

ATAL Academy Sponsored FDP on

Advances in 3D MOSFET Architectures: paving the way for
next-generation Semiconductor Scaling

@MVJCE on 9-10 January 2025

Dr. Roy Paily Palathinkal
Professor Electronics and Electrical Engineering
IIT Guwahati, Assam, India – 781039
Email: roypaily@iitg.ac.in, roypailyp@gmail.com

Dr. Roy started the session by comparing planar MOSFETs with three-dimensional (3D) MOSFETs, such as FinFETs and Gate-All-Around (GAA) FETs. These devices have become integral to modern semiconductor technology and are ideal for various applications, particularly in advanced digital systems.

- 3D MOSFETs are essential in processors and GPUs for high-performance computing due to their high drive current, and energy efficiency
- 3D MOSFETs are widely used in smartphones, tablets, and wearable devices where energy efficiency and compactness are critical
- IoT devices require ultra-low-power operation, making 3D MOSFETs suitable
- 3D MOSFETs are used in automotive electronics, especially in advanced driver-assistance systems (ADAS) and electric vehicle (EV) power management.

Day 05 (10-01-25) - Session 9 - “ML driven modelling of semiconductor devices (3D MOSFETs)” |
Dr. Harshit Agarwal, Associate Professor, Indian Institute of
Technology, Jodhpur



Machine Learning Powered Semiconductor Device Modeling and Design

Harshit Agarwal

Nano Devices and Application Lab

Associate Prof., Dept of EE, IIT Jodhpur, India

agarwalh@iitj.ac.in

Dr. Harshit Agarwal first explained the importance of compact models for the semiconductor devices. If 1,000 transistors are fabricated on a chip, not all of them will exhibit the same I-V characteristics. Using this example, the speaker introduced the concept of "variability." This variability can be modeled by incorporating changes in doping concentration, as well as variations in L, W, tox, etc. Next, he discussed variability modeling.

Dr. Harshit Agarwal also discussed testing methodology and key challenges in ML-driven modeling of semiconductor devices.

Day 05 (10-01-25) - Session 10 - “Power and Energy Efficiency in 3D MOSFETs” | Dr. Roy Paily Palathinkal, Professor, IIT, Guwahati

Power and Energy Efficiency in 3D MOSFETs

ATAL Academy Sponsored FDP on

Advances in 3D MOSFET Architectures: paving the way for
next-generation Semiconductor Scaling

@MVJCE on 9-10 January 2025

Dr. Roy Paily Palathinkal

Professor Electronics and Electrical Engineering

IIT Guwahati, Assam, India – 781039

Email: roypaily@iitg.ac.in, roypailyp@gmail.com

Dr. Roy explained the dynamic and static power dissipation in 3D MOSFETs and their dependence on various parameters. Energy efficiency focuses on minimizing the energy consumed per operation and is closely tied to power consumption.

Applications benefiting from power and energy efficiency include (1) mobile devices, data centers, IoT devices, wearables, and health monitors.

3D MOSFETs, such as FinFETs and Gate-All-Around (GAA) FETs, provide significant improvements in power and energy efficiency compared to planar MOSFETs. Their superior electrostatic control and advanced design reduce power dissipation and enhance performance, making them ideal for modern applications.

Day 06 (11-01-25) - Session 11 - “3D MOSFETs in Post-Moore’s Law Era” | Mr. Baranidharan Vadivelu,
Application Engineer, Siemens EDA, Bangalore




Mr. Baranidharan Vadivelu began the session by describing the basic structure of a planar MOSFET and then explaining Moore's Law. He also discussed the limitations of traditional MOSFET devices.

The speaker then described the structure of 3D MOSFETs, specifically the Gate-All-Around Field Effect Transistor (GAA-FET), and highlighted its advantages over planar MOSFETs.

The limitations and challenges associated with 3D MOSFETs were also discussed.

Day 06 (11-01-2025) - Session 12 - “Fabrication Technologies for 3D MOSFETs & The Impact of 3D MOSFETs on Circuit design” | Mr. Chandrasekhar Kypa,
Vice President & Business Leader, Quest Global, Bangalore




Mr. Chandrasekhar Kypa began the session by describing the fabrication process of a planar MOSFET. He then explained the steps involved in fabricating a FinFET device. In FinFET fabrication, the critical process step is the creation of extremely thin "fins" that extend upward from the substrate. These "fins" are the active channel regions of the FinFET. The fins are created using a process such as photolithography and etching, ensuring that the fins have precise dimensions for efficient device performance.

The performance of a FinFET can be improved in three main ways: strain engineering, the use of high-k dielectrics, and reducing the channel length.

- (1) The strain engineering involves applying mechanical strain to enhance the channel carrier mobility. Tensile stress improves nMOS performance whereas compressive stress improves pMOS.
- (2) High-k dielectrics enable thicker oxides so that gate leakage can be minimized

Regarding the layout, Mr. Kypa highlighted that the design rules for FinFETs differ from those for planar MOSFETs, particularly because of the 3D nature of the structure. FinFET layouts require more advanced design rules for sidewall spacing, gate-to-fin overlap, and other dimensions to ensure proper functioning at smaller nodes.

Day 06 (11-01-2025) - Session 13 - “Challenges in 3D MOSFET realizations” | Dr. Girish Pahwa, National Yang Ming Chiao Tung University, Taiwan



Dr. Girish began the session by highlighting emerging applications of 3D MOSFETs, with a particular focus on "Edge Computing." He outlined the key requirements for edge computing as follows:

1. High-performance transistors to process the vast amounts of sensor data
2. Low power consumption due to a limited power budget
3. Compact size to accommodate space constraints
4. Large memory bandwidth to efficiently store and access extensive data

The technological challenge lies in the fact that frequency does not increase with transistor scaling due to the inability to remove the generated heat. Consequently, new materials, devices, and computing schemes are being explored. The evolution of device structures has shifted from planar to 3D innovations.

Dr. Girsh described the device structures of both FinFET and GaaFET, followed by a detailed explanation of the process flow for nanosheet GaaFET. As the number of sheets increases, the drive current also increases. A maximum of seven sheets has been demonstrated experimentally. Additionally, smaller sheet spacing reduces parasitic C_{gd} and source/drain resistance.

The speaker concluded the session with the following takeaways.

ATAL FDP (online) on “Advances in 3D MOSFET Architectures: Paving the Way for Next-Generation Semiconductor Scaling”

- AI and emerging applications need energy-efficient and high-performance 3D FET device technologies
- There has been huge progress in realizing Nanosheet FETs; however, process, geometry, and thermal challenges remain
- 3D vertical CFETs with significant area savings are the next technology down the roadmap

Online test, feedback and Valedictory session

After the 13th session, an online test was conducted, followed by a feedback session. The online FDP concluded with a valedictory session.

Conclusion:

In conclusion, the 6-day online Faculty Development Programme (FDP), sponsored by ATAL Academy, provided a valuable platform for participants to enhance their research capabilities in the field of 3D MOSFETs. The active engagement of the participants demonstrated their keen interest in staying abreast of the latest advancements FinFET and GaaFET technology, as well as the potential applications of these devices based devices in AI and emerging applications.

Outcome of the FDP:

A total of 90 participants, including faculty members from the host institution, faculty from other colleges, and professionals from the industry, actively participated in the online ATAL FDP. This programme provided a valuable learning experience for all attendees, offering them the opportunity to interact with resource persons and discuss their research initiatives.